Hardware implementation of image registration algorithms

摘要

Practical applications of image registration demon throughputs in the order of several hundreds of million of operations per second. Such high throughputs can be achieved by implementing the desired image registration, algorithm in hardware. This paper presents architecture for implementation of crosscorrelation, absolute difference and moments methods. In the proposed architecture an effort has been made to minimize the amount of hardware needed to perform the registration function.