A graph partitioning heuristic for the parallel pseudo-exhaustive logical test of VLSI combinational circuits.评价结果

评估详情

8